the information provided herein is believed to be reliable at press time. sirenza microdevices assumes no responsibility for in accuracies or ommisions. sirenza microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at t he user?s own risk. prices and specifications are subject to change without notice. no patent rights or licenses to any of the circuits described herein are implied or granted to any third party. sirenza microdevices does not authorize or warrant any sir enza microdevices product for use in life-support devices and/or systems. copyright 2006 sirenza microdevices, inc. all worldwide rights reserved. 303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 1 eds-103091 rev g sirenza microdevic es? sgb-4533 is a high performance sige hbt mmic amplifier utilizing a darlington c onfiguration with an active bias network. the active bias network pr ovides stable current over tempera- ture and process beta variations. designed to run directly from a 3v to 5v supply the sgb-4533 does not requi re a drop resistor as compared to typical darlington amplifiers. this robust amplifier features a class 1c esd rating, low thermal resistance , and unconditional stability. the sgb-4533 product is designed fo r high linearity 3v gain block applications that require small size and minimal external components. it is on chip matched to 50 ohm and an ex ternal bias inductor choke is required for the application band. this product is available in a ro hs compliant and green package with matte tin finish, designated by the ?z? package suffix. key specifications symbol parameters: test conditions z 0 = 50 , v cc = 3.0v, ic = 56ma, t = 30oc) unit min. typ. max. f o frequency of operation mhz dc 3000 s 21 small signal gain ? 850mhz db 25.0 small signal gain ? 1950mhz 17.0 18.5 20.0 small signal gain ? 2400mhz 17.0 p 1db output power at 1db compression ? 850mhz dbm 10.5 output power at 1db compression ? 1950mhz 8.0 9.5 output power at 1db compression ? 2400mhz 9.5 oip3 output ip3 ? 850mhz 24.5 output ip3 ? 1950mhz db 20.5 23.0 output ip3 ? 2400mhz 23.0 irl input return loss @ 1950mhz db 9.0 12.0 orl output return loss @ 1950mhz db 12.0 16.0 ic current ma 48 56 62 nf noise figure @1950mhz db 3.5 4.5 r th, j-l thermal resistance (junction - lead) oc/w 76 functional block diagram sgb-4533 SGB-4533Z dc ? 3 ghz acti ve bias gain block product features applications ? available in lead free, rohs compliant, & green packaging ? high reliability sige hbt technology ? robust class 1c esd ? simple and small size ? p1db = 9.5 dbm @ 1950mhz ? ip3 = 23 dbm @ 1950mhz ? low thermal resistance = 76 c/w ? 3v battery operated applications ? lo buffer amp ? rf pre-driver and rf receive path product description vcc nc nc gnd nc nc nc vbias nc nc nc rfin nc rfout nc nc active bias pb rohs compliant & package green
303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 2 eds-103091 rev g sgb-4533 dc-3ghz active bias gain block simplified device schematic 16 1 4 58 9 12 13 15 14 2 3 11 10 67 active bias absolute maximum ratings parameters value unit current (ic total) 120 ma device voltage (v d )5v power dissipation 0.4 w operating lead temperature (t l ) -40 to +85 oc rf input power 20 dbm storage temperature range -40 to +150 oc operating junction temperature (t j ) +150 oc operation of this device beyond any one of these limits may cause permanent damage. for re liable continuous operation the device voltage and current must not exceed the maximum operating values specified in the table on page one. bias conditions should also satisfy the following expression: i d v d < (t j - t l ) / r th? j-l detailed performance table: vcc=3v, ic=56ma, t=25c, z=50ohms symbol parameter units 100mhz 500mhz 850mhz 1950mhz 2400mhz 3500mhz g small signal gain db 27.3 26.3 25.0 18.5 17.0 12.9 oip3 output 3rd order intercept point dbm 24.5 24.5 23.0 23.0 p1db output power at 1db compression dbm 11.0 10.5 9.5 9.5 irl input return loss db 19.0 16.9 15.6 12.0 11.0 7.7 orl output return loss db 16.5 21.4 24.1 16.0 16.1 17.2 s12 reverse isolation db 30.9 29.9 29.5 27.6 26.4 24.2 nf noise figure db 4.6 3.0 3.0 3.5 4.1 4.9 pin out description pin # function description 1,2,4, 6, 7,8,11, 12,14 nc these are no connect pins. leave them unconnected on the pc board. 3 rfin rf input pin. a dc voltage should not be connected externally to this pin 5 gnd an extra ground pin that is connected to the backside exposed paddle. connection is optional. 10 rfout rf output pin. bias is applied to the darlington stage thru this pin. 13 vbias this pin sources the current from the active bi as circuit. connect to pin 10 thru an inductor choke. 16 vcc this is vcc for the active bias circuit. back- side gnd the backside exposed paddle is the main electrical gnd an d requires multiple vias in the pc board to gnd. it is also the main thermal path. caution: esd sensitive appropriate precaution in handling, packaging and testing devices must be observed.
303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 3 eds-103091 rev g sgb-4533 dc-3ghz active bias gain block evaluation board data (vcc=v bias = 3.0v, i c = 56ma) bias tee substituted for dc feed inductor (l1) gain vs frequency 10.0 14.0 18.0 22.0 26.0 30.0 0.40.91.41.92.4 frequency (ghz) gain (db) +25c +85c -40c oip3 vs. frequency 16.0 18.0 20.0 22.0 24.0 26.0 28.0 0.4 0.9 1.4 1.9 2.4 frequency (ghz) oip3 (dbm) +25c +85c -40c p1db vs. frequency 7.0 8.0 9.0 10.0 11.0 12.0 13.0 0.4 0.9 1.4 1.9 2.4 frequency (ghz) p1db (dbm) +25c +85c -40c noise figure vs. frequency 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 frequency (ghz) noise figure (db) +25c +85c -40c current vs. voltage 0.000 0.010 0.020 0.030 0.040 0.050 0.060 0.070 0.080 0.090 2.42.62.83.03.23.43.63.8 vc (volts) ic (a) ic vs. tem perature 0.040 0.045 0.050 0.055 0.060 0.065 0.070 +85c +25c -40c temperature ic (ma)
303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 4 eds-103091 rev g sgb-4533 dc-3ghz active bias gain block evaluation board data (vcc=v bias = 3.0v, i c = 56ma) bias tee substituted for dc feed inductor (l1) l s 21 l vs. frequency 0.0 5.0 10.0 15.0 20.0 25.0 30.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 frequency (ghz) s 21 (db) +25c +85c -40c l s 11 l vs. frequency -35.0 -30.0 -25.0 -20.0 -15.0 -10.0 -5.0 0.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 frequency (ghz) s 11 (db) +25c +85c -40c l s 12 l vs. frequency -33.0 -31.0 -29.0 -27.0 -25.0 -23.0 -21.0 -19.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 frequency (ghz) s 12 (db) +25c +85c -40c l s 22 l vs. frequency -30.0 -28.0 -26.0 -24.0 -22.0 -20.0 -18.0 -16.0 -14.0 -12.0 -10.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 frequency (ghz) s 22 (db) +25c +85c -40c
303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 5 eds-103091 rev g sgb-4533 dc-3ghz active bias gain block typical evaluation board schematic for 3.0v rfin rfout vcc nc nc gnd opti on nc nc nc vbias nc nc nc rfin nc rfout nc nc vcc c1 c2 c3 c4 l1 1 c3 c2 c1 l1 c4 evaluation board - board material getek, 31mil thick, dk=4.2, 1 oz. copper * c4 is optional depending on application and filtering. not required for sgb device operation. component values by band designator 500mhz 850mhz 1950mhz 2400mhz c3 1000pf 1000pf 1000pf 1000pf c4* 1uf 1uf 1uf 1uf c1, c2 220pf 68pf 43pf 22pf l1 68 nh 33nh 22nh 18nh note: the amplifier can be run from a 5v supply by simply inserting a 33 ohm resistor in series with vcc.
303 south technology court, broomfield, co. 80021 phone: (800) smi-mmic http://www.sirenza.com 6 eds-103091 rev g sgb-4533 dc-3ghz active bias gain block package outline drawing (dimensions in mm) part number ordering information part number reel size devices/reel sgb-4533 13? 3000 SGB-4533Z 13? 3000 part marking the part will be symbolized with an ?sgb-4533? for sn/pb plating or ?sgb-45z? for rohs green compliant product. marking designator will be on the top surface of the package. recommended land pattern (dimensions in mm[in].): recommended pcb soldermask (smobc) for land patte rn(dimensions in mm[in]): 1.58 [0.062] 0.50 [0.020] 0.26 [0.010] 0.38 [0.015] 0.29 [0.011] 0.21 [0.008] 1.58 [0.062] 0.75 [0.030] ?0.38 [?0.015] 0.005 chamfer (8pl) plated thru (4pl) 1.20 [0.047] 0.50 [0.020] 0.25 [0.010] 1.20 [0.047] 0.46 [0.018] 0.53 [0.021] 3.17 [0.125]
|
